| Server IP : 61.19.30.66 / Your IP : 216.73.216.15 Web Server : Apache/2.2.22 (Ubuntu) System : Linux klw 3.11.0-15-generic #25~precise1-Ubuntu SMP Thu Jan 30 17:39:31 UTC 2014 x86_64 User : www-data ( 33) PHP Version : 5.3.10-1ubuntu3.48 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority, MySQL : ON | cURL : OFF | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : OFF Directory : /lib/modules/3.11.0-15-generic/kernel/drivers/mtd/nand/ |
Upload File : |
ELF > @ @ ! GNU YhV 's UHH LmD- H]LeHLh Eu+HAT$AHEAT$H]LeD LmH 1 f D UHH H]LeHAutD ǃ ǃ Hǃ fǃ$ fǃ& ǃ ǃ ǃ ǃ ǃ LeH]1 H H1 offffff. UHAUATISHH taDl Et@E11A$ DI$ 8 t= A;$l ArH[A\A]]f. l H( tL,11Iu Ht uYI$0 IE IA;$l rH[A\A]]H 1 DA$ I$ LA$ H 1 Iu f D UH0 HHH H ]fff. UHAVAUIATI1S1H D Et-H
1f D HI9LGH9HBHHA9wHs1IfHHDŽ
@ HIHHT
HHHuEHE H]t5L
1f D I1fH;TŐ HH
uHA9wH1H IHLI1 H L1 LH L1 HH L11 LH L1 $ @ HLݐHTŐHH9vHH
t/ۉuHM1L@1H LH H
uHĠ 1[A\A]A^] HcHH@A9 f UHATASHh H A<; wNH8 Hc D D; D t [A\] @ D
EtDH 1 H 1 H AI H H1 ffffff. UHAUIATSHDP E~,I1f. I$ I A9P H[A\A]] U` Ht5v;
t&vT t t
uA ]f D
tvG0 tPtރu] D ptɃǀ tH 1 1] tu]Ð D UHEu ]H 1 @ UHAVLt
AUI II LATL)IHSHHH 1M9LJP v/ P IHcʃM9H P r}LL HuͺP LL HtHHE HEI<$ P LL HuHH[A\A]A^]f H1[A\A]A^]Ð UHH H]LeHLmHeL$% AD$u@AL$ L Ad$LcH[LH]LeLmf. L Lc UHH H]LeHLmHHeL$% AD$Hu:AL$ L Ad$IHLH]LeLm @ L I UHAWAVAUAATSHHH ` H ILL$1ILHH HuȀ< L HMMcLHI Px HI9x 1E~ 1 @ H8 A HA9 D` D HL L MI$ LLB H` H9 H 1H[A\A]A^A_] I @ McL HMLHI ` HI9% 1H[A\A]A^A_] @ L( AO$I$H HH1EL1 H8 HA91 D LELLLHpf D LELLLH+@f D MLLLH D5 Eu|H0 P HI$tH` H H( H HH 1 [ H AH s 1H
HH 1 f D UHH0= H]LmHLeAv( 15 H]LeLm @ E1ADmA 1ҿ Au܉։ AHH8 @08H H DT DP 1 AqA|f U1E1E1HATIS1HD @ D tA$$ IcHcHH)Ѕ ptWtCLc1J II) A 3 t E uH9ADf AH A
fA EtB O H[A\] A3$ uFfA$$ fADŽ$$ L1H[A\]HcH HHH)H I$ A$$ uUfA$& fADŽ$$ HH)Ћ A$ < A$ 9 H1[A\]ÃfA$& 릋 { 1A$ ۃ〃AC ADŽ$ ADŽ$ IDŽ$ fADŽ$$ fADŽ$& ADŽ$ ADŽ$ ADŽ$ ADŽ$ ADŽ$ A$ Y uUA$$ A$ ЃA fA$$ A$ H H1 ?H 1 A$ HE HMHH 1 1H 1 1 H H1 H 1 nfff. U1HSHH H u) HH t$;ZuB;Bs'B1H[] H1[] H8 H 1 H [] UHH u uH} =? uH}wffffff. UHH@H]LeHLmLuAL}H H < t6= DH tIH]LeLmLuL} D E9 H8 IcԾ f. ` McD L HH I IH8 ILLHEC HI9 DH GH( H< tx DH D Icԋ H( H8 LH4 D HUMLLHef D
H 1 H 1 H 1 ] HH 1 P 1H f. UHH H]LeE1LmLuH Aā p A 0 t ;h 0 vR P f ` @ D
E E1DH]LeLmLuf D L u D` D+ D+ A9 D D / t<= D5 Et% MbL 1A H E1H= u f H H= D;huP;PP DH 1 A @e D E L E1艃 D D` D+ D9 A)DD Et D E? = E1&= 5
MbL 1A f D h +l 9% H څ | + Ƌt p LJ )A A HO t% Htf. XA HuH Ht5H HHH 2 DHHHHH H E1H= u H H= D;`uP;P E1PD% E ǃ E1cf D D Ee L E1 9 @ ;L s0D
E H 1 D E H 1 DH 1 AAH 1 AH 1 AwP 1H H 1A < H 1 DH ;H 1A H P D H ʋt 1 OH 1E1 L 1H P E苋 DH Aʋt A1AD H 1E1 DH 1 AH 1A L 1H H 1 GH 1 H DH 1 @ UHATSH HH & D Ef& ҋ| X p s pt
EAA@ q t 9` ǃ ǃ Hǃ fǃ$ fǃ& ǃ ǃ ǃ ǃ ǃ D [A\] q & H D% Ef& |ǃ ǃ 4 : . H 1 _ H}
EAAA1 H H1 p ǃ ] 06 @ ǃ f D ѣ f 0 t @ @ ǃ ǃ [A\] K ` + + ' 5 N 1H
@ tH 1 | | + I LHH 1 v1H =
H 1 bH )1 EAAAw I LHH 1 H 1 UHAVAUIATASHh HL E E I A p t2~!E1Hh HPCD5 IE9[A\A]A^] @ A A4A; ~ I8 HcL E E; E uA uL H H1 H 1 pH 1 ]H 1 A L A/ @ UHATSHh H H @ p %= 0 t_ 9) = td= t D EK D 9tV[DA\] D% E D [DA\]Ã tGH8 9D$H uD E uH @ H8 D$ `1H 1 E1LE1 1HH 1 *1H 1 E11H 1 E1 H 1 H 1 3H 1 fffff. UHH LeH]ALmH D E tsD Ev ; ; H8 EfD$p H]LeLm u@ @`t/ @t# @0t@Pt@ f D %= @ b = 0 W = L %= @ %= y = EAAA 1ǃ ǃ Hǃ fǃ$ fǃ& ǃ ǃ ǃ ǃ ǃ D = EHD H]LeLmf %= @p 9 | E)9 D f 9 HGf5 HU p ǃ % @ D H8 D$0 H]LeLmHD AD )D D
E D EAA@E ǃ ǃ Hǃ fǃ$ fǃ& ǃ ǃ ǃ ǃ ǃ D J @vT@@@vAH 1 H]LeLmf D @wE D @p6@u+ H(%
EAAA1 H H1 | ǃ H 1 71 I AHLH 1 H A5H 1 H 1 AHH 1 AHH 1 hDH 1 tH 1 GA H H1 H 1 21 H H1 H 1 H 1 UHh 1HH 1 tHh @] UHSASH= H 4HHGI I HBHLLW HHH uH= H 4HHGH I HBHH7LG HHH uH= H 4HHGH HBHH HHO HHH uH= X[] UH H H wZH s w#H b H C N H > H ) H w%H H
H H @H wMH w!
H H u} H t|0H u`n H t_w H tN H u/= @ H t. H t 0 H tH 1 1] U1HATSHH HtH= vC1ۉH 1 !I vLHX MAE[A\]HX I HH¾ H HIuL` 1 UHATSHH= H B H= Iv^ H@(HtHx u Hx uH 1 % Hx u Hx( uH 1 h HH uH ` HH u"H H L 1 h H 1HH( u'H `H( HcH ;h r䋳` E111H H0 1Hu H
1L [A\] UHATISH t*H I$ I$ 1 U1H( u%GI$( HcH4Ht
I$0 A;$h rI$0 I$( [A\] UHAWAVAUATSHhLh eH%( HE1I H@ tH A Aǃ E1AAD LWL@ wL DO A1DP ` LHDʉH h HLHX p A Ax ǁ t 1l Aǁ d uB A E @ u ǁ , u ǁ H 1 t5I wǁ| ǁ Iǁ| ǁ 3I wǁ| ǁ ǁ| ǁ = L@ IE1E1lH J L9wHu H nH}DH 1HxI) H} I M}IE II]HxI( D9wM ty v&H 1Hx Hx H}DH 1Hx H} IcHxHk(HHLzLr 1HcHk(H u탹 u H 1Hx HxH@ H 1HxH HxH 1L HxH 1P HxH 1H
HxH 1h HxH 1l HxH 1 HxH 1p HxH 1t HxH 1x HxH 1HX H
HxH 1| HxH 1 HxH 1 HxHHxu^` HxHHH8 u)` H 1Hx Hx` HHHUeH3%( t Hh[A\A]A^A_] U1HAUATISHHH HttHUH}Hu1D/ uA0tH AL3 tH 1 HE8,uHHEHE8 u1H[A\A]]UЀ H ] U1HATSHH H HUH}Hu1D' u A0tH 1 H}A ?:uHuH1H} AHE8,uHHE VHuH 3H XD`HBHH@ H HE8 C1ZY[A\] U1HATSHH H HUH}Hu1D' u A0tH 1 H}A ?:uHuH1H} AHE8,uHHE jHuH 3H XD`HBHH@ H HE8 C1_AX[A\] U1HATSHH H HUH}Hu1D' u A0tH 1 H}A ?:uHuH1H} AHE8,uHHE }HuH 3H XD`HBHH@ H HE8 C1AZA[[A\]UHAUATSAT5 t tH 1A x
HHH uH 1A H L Hǃ` Hǃ( Hh L Hǃp Hǃ8 Hǃ@ Hǃ0 ǃ tr4u H 1A
u = t ǃ
ǃ ǃ$ @= uǃ Hǃp Ag AW AG H= 1Ҿ AH 5 H BR t?wH 1A k
ȃ9vH 1A , ǃ ǃ( H 1 H= At H 1 EDOW
t_H rHHHHH9tH 1A HBH r Hȉ H 1ҋHH@H H< HH H A eH= AuRH= Au?H5 HX Au%D H= H 11 AtNHH LE1 H= J# I( I uH= [[A\DA]]L Au.UH HATSHh 1L I$X I$8 L H= I< H( H uH= [A\]7[nandsim] debug: read_word
STATE_CMD_READ0 STATE_CMD_READ1 STATE_CMD_PAGEPROG STATE_CMD_READOOB STATE_CMD_READSTART STATE_CMD_ERASE1 STATE_CMD_STATUS STATE_CMD_SEQIN STATE_CMD_READID STATE_CMD_ERASE2 STATE_CMD_RESET STATE_CMD_RNDOUT STATE_CMD_RNDOUTSTART STATE_ADDR_PAGE STATE_ADDR_SEC STATE_ADDR_ZERO STATE_ADDR_COLUMN STATE_DATAIN STATE_DATAOUT STATE_DATAOUT_ID STATE_DATAOUT_STATUS STATE_DATAOUT_STATUS_M STATE_READY STATE_UNKNOWN Number of erase blocks: %u
nandsim wear_report NAND simulator partition %d flash size: %llu MiB
page size: %u bytes
OOB area size: %u bytes
sector size: %u KiB
pages number: %u
pages per sector: %u
bus width: %u
bits in sector size: %u
bits in page size: %u
bits in OOB size: %u
page address bytes: %u
sector address bytes: %u
options: %#x
7[nandsim] log: reset chip
3[nandsim] error: get_state_name: unknown state, BUG
7[nandsim] debug: switch_to_ready_state: switch to %s state
7[nandsim] debug: erase_sector: freeing page %d
Total numbers of erases: %lu
Average number of erases: %lu
Maximum number of erases: %lu
Minimum number of erases: %lu
Number of ebs with erase counts from %lu to %lu : %lu
3[nandsim] error: cannot create "nandsim" debugfs directory, err %d
3[nandsim] error: alloc_device: cache file not readable
3[nandsim] error: alloc_device: cache file not writeable
3[nandsim] error: alloc_device: unable to allocate pages written array
3[nandsim] error: alloc_device: unable to allocate file buf
3[nandsim] error: alloc_device: unable to allocate page array
3[nandsim] error: cache_create: unable to create kmem_cache
3[nandsim] error: write_buf: data input isn't expected, state is %s, switch to STATE_READY
3[nandsim] error: write_buf: too many input bytes
7[nandsim] debug: write_buf: %d bytes were written
3[nandsim] error: init_nandsim: nandsim is already initialized
3[nandsim] error: init_nandsim: unknown page size %u
3[nandsim] error: too many partitions.
3[nandsim] error: bad partition size.
4[nandsim] warning: 16-bit flashes support wasn't tested
flash size with OOB: %llu KiB
3[nandsim] error: init_nandsim: unable to allocate %u bytes for the internal buffer
3[nandsim] error: get_state_by_command: unknown command, BUG
7[nandsim] debug: device_ready
3[nandsim] error: invalid badblocks.
7[nandsim] debug: prog_page: writing page %d
3[nandsim] error: prog_page: read error for page %d ret %ld
3[nandsim] error: prog_page: write error for page %d ret %ld
7[nandsim] debug: prog_page: allocating page %d
3[nandsim] error: prog_page: error allocating memory for page %d
4[nandsim] warning: read_page: flipping bit %d in page %d reading from %d ecc: corrected=%u failed=%u
3[nandsim] error: invalid gravepagess.
3[nandsim] error: unable to allocate memory.
3[nandsim] error: invalid weakpagess.
3[nandsim] error: invalid weakblocks.
7[nandsim] debug: find_operation: operation found, index: %d, state: %s, nxstate %s
7[nandsim] debug: find_operation: no operation found, try again with state %s
7[nandsim] debug: find_operation: no operations found
7[nandsim] debug: find_operation: BUG, operation must be known if address is input
7[nandsim] debug: find_operation: there is still ambiguity
4[nandsim] warning: simulating read error in page %u
7[nandsim] debug: read_page: page %d not written
7[nandsim] debug: read_page: page %d written, reading from %d
3[nandsim] error: read_page: read error for page %d ret %ld
7[nandsim] debug: read_page: page %d not allocated
7[nandsim] debug: read_page: page %d allocated, reading from %d
4[nandsim] warning: do_state_action: wrong page number (%#x)
3[nandsim] error: do_state_action: column number is too large
7[nandsim] debug: do_state_action: (ACTION_CPY:) copy %d bytes to int buf, raw offset %d
7[nandsim] log: read page %d
7[nandsim] log: read page %d (second half)
7[nandsim] log: read OOB of page %d
3[nandsim] error: do_state_action: device is write-protected, ignore sector erase
3[nandsim] error: do_state_action: wrong sector address (%#x)
7[nandsim] debug: do_state_action: erase sector at address %#x, off = %d
7[nandsim] log: erase sector %u
3[nandsim] error: Erase counter total overflow
3[nandsim] error: Erase counter overflow for erase block %u
4[nandsim] warning: simulating erase failure in erase block %u
4[nandsim] warning: do_state_action: device is write-protected, programm
3[nandsim] error: do_state_action: too few bytes were input (%d instead of %d)
7[nandsim] debug: do_state_action: copy %d bytes from int buf to (%#x, %#x), raw off = %d
7[nandsim] log: programm page %d
4[nandsim] warning: simulating write failure in page %u
7[nandsim] debug: do_state_action: set internal offset to 0
3[nandsim] error: do_state_action: BUG! can't skip half of page for non-512byte page size 8x chips
7[nandsim] debug: do_state_action: set internal offset to %d
7[nandsim] debug: do_state_action: BUG! unknown action
7[nandsim] debug: switch_state: operation is known, switch to the next state, state: %s, nxstate: %s
7[nandsim] debug: switch_state: operation is unknown, try to find it
7[nandsim] debug: switch_state: double the column number for 16x device
4[nandsim] warning: switch_state: not all bytes were processed, %d left
7[nandsim] debug: switch_state: operation complete, switch to STATE_READY state
7[nandsim] debug: switch_state: the next state is data I/O, switch, state: %s, nxstate: %s
3[nandsim] error: switch_state: BUG! unknown data state
3[nandsim] error: switch_state: BUG! unknown address state
3[nandsim] error: read_buf: chip is disabled
3[nandsim] error: read_buf: ALE or CLE pin is high
4[nandsim] warning: read_buf: unexpected data output cycle, current state is %s
3[nandsim] error: read_buf: too many bytes to read
3[nandsim] error: read_byte: chip is disabled, return %#x
3[nandsim] error: read_byte: ALE or CLE pin is high, return %#x
4[nandsim] warning: read_byte: unexpected data output cycle, state is %s return %#x
7[nandsim] debug: read_byte: return %#x status
4[nandsim] warning: read_byte: no more data to output, return %#x
7[nandsim] debug: read_byte: read ID byte %d, total = %d
/build/buildd/linux-lts-saucy-3.11.0/drivers/mtd/nand/nandsim.c 7[nandsim] debug: read_byte: all bytes were read
3[nandsim] error: write_byte: chip is disabled, ignore write
3[nandsim] error: write_byte: ALE and CLE pins are high simultaneously, ignore write
4[nandsim] warning: write_byte: command (%#x) wasn't expected, expected state is %s, ignore previous states
7[nandsim] debug: command byte corresponding to %s state accepted
7[nandsim] debug: write_byte: operation isn't known yet, identify it
3[nandsim] error: write_byte: address (%#x) isn't expected, expected state is %s, switch to STATE_READY
3[nandsim] error: write_byte: no more address bytes expected
7[nandsim] debug: write_byte: address byte %#x was accepted (%d bytes input, %d expected)
7[nandsim] debug: address (%#x, %#x) is accepted
3[nandsim] error: write_byte: data input (%#x) isn't expected, state is %s, switch to %s
4[nandsim] warning: write_byte: %u input bytes has already been accepted, ignore write
3[nandsim] error: write_byte: unknown command %#x
3[nandsim] error: wrong bus width (%d), use only 8 or 16
3[nandsim] error: unable to allocate core structures.
3[nandsim] error: bbt has to be 0..2
3[nandsim] error: cannot scan NAND Simulator device
3[nandsim] error: bch not available on small page devices
3[nandsim] error: invalid bch value %u
6[nandsim] using %u-bit/%u bytes BCH ECC
3[nandsim] error: can't register NAND Simulator
3[nandsim] error: overridesize is too big
3[nandsim] error: Too many erase blocks for wear reporting
description=The NAND flash simulator author=Artem B. Bityuckiy license=GPL parm=bch:Enable BCH ecc and set how many bits should be correctable in 512-byte blocks parm=bbt:0 OOB, 1 BBT with marker in OOB, 2 BBT with marker in data area parm=cache_file:File to use to cache nand pages instead of memory parm=overridesize:Specifies the NAND Flash size overriding the ID bytes. The size is specified in erase blocks and as the exponent of a power of two e.g. 5 means a size of 32 erase blocks parm=gravepages:Pages that lose data [: maximum reads (defaults to 3)] separated by commas e.g. 1401:2 means page 1401 can be read only twice before failing parm=bitflips:Maximum number of random bit flips per page (zero by default) parm=weakpages:Weak pages [: maximum writes (defaults to 3)] separated by commas e.g. 1401:2 means page 1401 can be written only twice before failing parm=weakblocks:Weak erase blocks [: remaining erase cycles (defaults to 3)] separated by commas e.g. 113:2 means eb 113 can be erased only twice before failing parm=badblocks:Erase blocks that are initially marked bad, separated by commas parm=parts:Partition sizes (in erase blocks) separated by commas parm=dbg:Output debug information if not zero parm=log:Perform logging if not zero parm=do_delays:Simulate NAND delays using busy-waits if not zero parm=bus_width:Chip's bus width (8- or 16-bit) parm=input_cycle:Word input (to flash) time (nanoseconds) parm=output_cycle:Word output (from flash) time (nanoseconds) parm=erase_delay:Sector erase delay (milliseconds) parm=programm_delay:Page programm delay (microseconds parm=access_delay:Initial page access delay (microseconds) parm=fourth_id_byte:The fourth byte returned by NAND Flash 'read ID' command parm=third_id_byte:The third byte returned by NAND Flash 'read ID' command parm=second_id_byte:The second byte returned by NAND Flash 'read ID' command (chip ID) parm=first_id_byte:The first byte returned by NAND Flash 'read ID' command (manufacturer ID) parmtype=bch:uint parmtype=bbt:uint parmtype=cache_file:charp parmtype=overridesize:uint parmtype=gravepages:charp parmtype=bitflips:uint parmtype=weakpages:charp parmtype=weakblocks:charp parmtype=badblocks:charp parmtype=parts:array of ulong parmtype=dbg:uint parmtype=log:uint parmtype=do_delays:uint parmtype=bus_width:uint parmtype=input_cycle:uint parmtype=output_cycle:uint parmtype=erase_delay:uint parmtype=programm_delay:uint parmtype=access_delay:uint parmtype=fourth_id_byte:uint parmtype=third_id_byte:uint parmtype=second_id_byte:uint parmtype=first_id_byte:uint srcversion=CF279F2FF1EEC38703CDFF9 depends=nand,mtd,nand_ids intree=Y vermagic=3.11.0-15-generic SMP mod_unload modversions bch bbt cache_file overridesize gravepages bitflips weakpages weakblocks badblocks parts dbg log do_delays bus_width input_cycle output_cycle erase_delay programm_delay access_delay fourth_id_byte third_id_byte second_id_byte first_id_byte -#w module_layout Y param_ops_ulong 4} single_release [ӜJ seq_read D seq_lseek #EH param_array_ops r5 param_ops_charp &Lm param_ops_uint ʎ5P nand_release ] mtd_device_parse_register v:0 nand_default_bbt 0 nand_scan_tail Nx nand_scan_ident __const_udelay k} __udelay z prandom_bytes Y5 prandom_u32 mY kmem_cache_alloc ŏW memset ^,L kernel_write kernel_read xf current_task A? write_inode_now unlock_page Q7@ find_or_create_page u find_get_page LB mtd_block_markbad ) simple_strtoul __stack_chk_fail L" nand_flash_ids kstrdup Sq sprintf KJX kmem_cache_destroy g) put_page 8߬i memcpy
filp_close v kmem_cache_create h vmalloc vfree 地 __kmalloc I@ vzalloc c filp_open ٟ debugfs_create_file t debugfs_remove_recursive 6 debugfs_create_dir @._ seq_printf "# single_open kmem_cache_free I' printk z kfree m __fentry__ 9 @ @ P ` @ P ` 0 0
@
0 2 ( nandsim GCC: (Ubuntu/Linaro 4.6.3-1ubuntu5) 4.6.3 GCC: (Ubuntu/Linaro 4.6.3-1ubuntu5) 4.6.3 nandsim.ko FP .symtab .strtab .shstrtab .note.gnu.build-id .rela.text .rela.text.unlikely .rela.init.text .rela.exit.text .rodata.str1.1 .rodata.str1.8 .rela__bug_table .modinfo .rela__param .rela.rodata .rela__mcount_loc __versions .rela.data .rela.gnu.linkonce.this_module .bss .comment .note.GNU-stack .gnu_debuglink @ $ 3 p ) . ȯ > 4* 9 P R 8 o M X ` b *= x ] m 2 = 6 | 2 @ ] ` ]
@h x k m ( n z @ | ` 0 @ p 0 @ V $ 3
# / @ j R ( V e p { 0 * ` $ Z ` p
P X o - X 7 ` = R ` , b y h } } J
P ( H 2
C @ N ] @ l a P 6 k { , 0 8 0 \ " p) S - o < F J X g u x % % ? K W I B ) - D ] L t h O X A . % A
- / % \ : ? > Z 3 t 6 = ; x M K W g ] 4 @ P f r @ `
3 F ] 7 x N
g ) E W !
m + @ @ ` ` d 7 I h
_ z r
| &
7
A T
h
[
x
@
> ` U p 0 F ` @ g
# @
Z
c
7 `
$
-
x <
L
S
Y
c
u
o
A
' ` 5 I Y j q ~ # . = K Z f n free_lists weak_blocks weak_pages grave_pages erase_block_wear ns_nand_read_word dbg get_state_name switch_to_ready_state erase_sector nandsim_debugfs_open nandsim_debugfs_show wear_eb_count nandsim_debugfs_create dfs_fops alloc_device cache_file ns_nand_write_buf put_pages free_device init_nandsim parts_num parts get_state_by_command ns_device_ready parse_badblocks.isra.8 badblocks get_pages.isra.9 read_file.part.10 write_file.part.11 prog_page do_bit_flips.part.12 bitflips nsmtd kzalloc.constprop.14 parse_gravepages gravepages parse_weakpages weakpages parse_weakblocks weakblocks find_operation ops read_page do_state_action log do_delays programm_delay output_cycle access_delay input_cycle erase_delay total_wear switch_state ns_nand_read_buf ns_nand_read_byte ns_nand_write_byte.isra.13 ns_hwcontrol ns_init_module bus_width bbt third_id_byte fourth_id_byte first_id_byte second_id_byte bch overridesize ns_cleanup_module __UNIQUE_ID_description48 __UNIQUE_ID_author47 __UNIQUE_ID_license46 __UNIQUE_ID_bch45 __UNIQUE_ID_bbt44 __UNIQUE_ID_cache_file43 __UNIQUE_ID_overridesize42 __UNIQUE_ID_gravepages41 __UNIQUE_ID_bitflips40 __UNIQUE_ID_weakpages39 __UNIQUE_ID_weakblocks38 __UNIQUE_ID_badblocks37 __UNIQUE_ID_parts36 __UNIQUE_ID_dbg35 __UNIQUE_ID_log34 __UNIQUE_ID_do_delays33 __UNIQUE_ID_bus_width32 __UNIQUE_ID_input_cycle31 __UNIQUE_ID_output_cycle30 __UNIQUE_ID_erase_delay29 __UNIQUE_ID_programm_delay28 __UNIQUE_ID_access_delay27 __UNIQUE_ID_fourth_id_byte26 __UNIQUE_ID_third_id_byte25 __UNIQUE_ID_second_id_byte24 __UNIQUE_ID_first_id_byte23 __UNIQUE_ID_bchtype22 __param_bch __param_str_bch __UNIQUE_ID_bbttype21 __param_bbt __param_str_bbt __UNIQUE_ID_cache_filetype20 __param_cache_file __param_str_cache_file __UNIQUE_ID_overridesizetype19 __param_overridesize __param_str_overridesize __UNIQUE_ID_gravepagestype18 __param_gravepages __param_str_gravepages __UNIQUE_ID_bitflipstype17 __param_bitflips __param_str_bitflips __UNIQUE_ID_weakpagestype16 __param_weakpages __param_str_weakpages __UNIQUE_ID_weakblockstype15 __param_weakblocks __param_str_weakblocks __UNIQUE_ID_badblockstype14 __param_badblocks __param_str_badblocks __UNIQUE_ID_partstype13 __param_parts __param_str_parts __param_arr_parts __UNIQUE_ID_dbgtype12 __param_dbg __param_str_dbg __UNIQUE_ID_logtype11 __param_log __param_str_log __UNIQUE_ID_do_delaystype10 __param_do_delays __param_str_do_delays __UNIQUE_ID_bus_widthtype9 __param_bus_width __param_str_bus_width __UNIQUE_ID_input_cycletype8 __param_input_cycle __param_str_input_cycle __UNIQUE_ID_output_cycletype7 __param_output_cycle __param_str_output_cycle __UNIQUE_ID_erase_delaytype6 __param_erase_delay __param_str_erase_delay __UNIQUE_ID_programm_delaytype5 __param_programm_delay __param_str_programm_delay __UNIQUE_ID_access_delaytype4 __param_access_delay __param_str_access_delay __UNIQUE_ID_fourth_id_bytetype3 __param_fourth_id_byte __param_str_fourth_id_byte __UNIQUE_ID_third_id_bytetype2 __param_third_id_byte __param_str_third_id_byte __UNIQUE_ID_second_id_bytetype1 __param_second_id_byte __param_str_second_id_byte __UNIQUE_ID_first_id_bytetype0 __param_first_id_byte __param_str_first_id_byte .LC131 __UNIQUE_ID_srcversion2 __module_depends ____versions __UNIQUE_ID_intree1 __UNIQUE_ID_vermagic0 filp_open __udelay param_ops_uint param_ops_ulong __this_module find_get_page nand_flash_ids put_page cleanup_module param_array_ops memcpy kfree seq_lseek kmem_cache_create mtd_device_parse_register __fentry__ init_module nand_scan_ident __stack_chk_fail kmem_cache_alloc vzalloc do_bit_flips mtd_block_markbad unlock_page prandom_u32 kmem_cache_free do_read_error find_or_create_page write_inode_now nand_default_bbt printk current_task nand_scan_tail memset param_ops_charp kernel_read kstrdup seq_read debugfs_remove_recursive sprintf debugfs_create_file vfree nand_release __const_udelay filp_close seq_printf simple_strtoul prandom_bytes single_release single_open vmalloc debugfs_create_dir __kmalloc kernel_write kmem_cache_destroy $ ] d z $ 8 1 | $ $ x G x P a v ~ < v ! 0 - q $ * 1 @ ; Q 9 @ a h $ / @ T d ! G c $ $ 2 N t { 0 ` ! R ` @ "
D S
D b
@
$
D
$ 6 D p D H $ $ e $ x X ! ( 8 2 > E K $ a s ( Q $ $ g $ $
(
# ; `
B W
^ x } $ $ ( , , % G N p $ $ ( , , 9 $ ( , 4 - 4 T ] u $ $ ( ` + ( A H ^ @ e `
P
8
$ 6 @ ; b x 0 ) 4 H M Y ` l
s z
$ ^ $ $ e ( l $ 8 $ $ h R ` m t p # ' 1 ! ( 2 ; B N U a h h ! $ C! $ ! $ ! ! ! ! ( ! " " #" *" @" G" S" Z" f" m" " $ $ &% $ E% $ b% $ % $ C& ( Z& $ ' X ' y' $ ' ' 8 ' ' ' ' ( ( ( C( J( V( ]( g( u( P |( ( ( P ( ( ( ( ( ( ( ( ) ` ) ") )) 8 3) 9) $ E) L) X) _) q) B O X " Q 4 . E T i c y > w ! / ; 1 L ^ ] C l P } o h * < A [ l \ 0 ( ; @ Q s - < m X
S ` T 2 E _ m { " . / = G M [ \ h v n (
*
8
E
S
`
H
( d C T Y m x L 9 b g u D ( %
N
S
a
w
~
<
P
; @ N d k
+ : G P ] p) ` p 0 # 1 y
0 . G h T s @ T f u p
! 2 B G L _ ' 4 < C H U e j o ! % ( 8 @ H X ` ` h x P H @ ! h + ( 8 @ @ ` H X ( ` d h x , h 0 r | ( 8 @ H X ` h x X ` h H X P X ` 0 ` p ( P 0 8 ` @ H P X ` h p ` x P 0 " p) Z
P P Magrathea: Glacier signing key
[::cA0 *CޗޚCXlKM
Zi0.X&$6O5GjQ4Qٟ?#<(C~B o>v,rnW
o",.6np[%gDyp?Ҡp<0\Oʆ! u>vL'(z6i0w^ B'/2TAZoxz:fnd[ [E4*ۢF%^& O*=;ZVquZy<x
Pƥgx5Y1HDՎC`Ǧ4½l Y;Of0T| "yzv
õ2ТIsStKI܊4P<sM0u$W=0<wJ˒aVm{Aq3As[1{M>M7ȁv\O)߮F9q.:#fI(ZKlִٸ
3g?nzt xɜGS;w,[9(s_IEzg
{!=nV: ~Module signature appended~