| Server IP : 61.19.30.66 / Your IP : 216.73.216.15 Web Server : Apache/2.2.22 (Ubuntu) System : Linux klw 3.11.0-15-generic #25~precise1-Ubuntu SMP Thu Jan 30 17:39:31 UTC 2014 x86_64 User : www-data ( 33) PHP Version : 5.3.10-1ubuntu3.48 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority, MySQL : ON | cURL : OFF | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : OFF Directory : /lib/modules/3.11.0-15-generic/kernel/drivers/char/mwave/ |
Upload File : |
ELF > y @ @ GNU D@j<oFE֬ƳqB UHH eH%( HE1 H]LmLeILu @ @ Z
@ @ AE D_ H H< H E11 t=H 1 + wP @ IHUeH3%( L H]LeLmLu ۀu H HXH H J AX th 4 H H H tH 1 A H H H @H 1 AB D r H H<H LJ H 1ɺ fH( LI H H8 H D(0Hھ@H H A N @ H( LI Hl L8< H D(0LH H A AD E H KH H @ @ @ E1 @ H( LI H H8 H H0D(HھH D H( LI H H8U H D(0Hھ@HX LI P eH% HDž( HDž@ HDžH H0HDž8 L4H(IM I L HDžP AF HPeH% HfA>HPHP fA & HH(L HDžP HPeH% H HPHPBDH 1 , fA>t$ wDH 1 afA щHH \H 1 Hk(DH 1 H 1 IH 1 H 1 H0HLH H0HLH H H 1 E11Ik(DH 1 FDH 1 I H0LLH H0HLH DH 1 cDH 1 DH 1 .DH 1 IH 1 ?H 1 Af D UHu1]H1HH t1H 1 ff. UHu1]H1HH t1H 1 ff. UHu H]I1HHHH f UHu H]I1HHHH f UH = fx 5 u\
uB u( u uC] H fH fH fH H 1 ]H 1 U UHAU MATMSH8D
EȉfE fE fE fE AfE fE fEE fS]fMȋ}fuf OSt"u fEf]fMfUf}fufE A EUfA$EE1f}fAE HEAGdfUHEfUHE fUHE(f u1H8D[A\A]]A1щH D
$DH 1 EDMH DEMUu҉D$E܉$1 ,f UHAWAVAUATSHHh fE0 fE0NfE0fE0fE0fEPfEp fE
fEfEfEfE LULeLmL}LMLE111 L$LULd$Ll$L|$ALUG 1DEEUE@AfA3SfKfDC fC E1 fE
f{ LMLE111 Ld$Ll$L|$L$A 1EuȉăsfSfHDEfC f f{
HhD[A\A]A^A_] HDLEfDKf D fC 1EEH 1LU DKLUH 1LU LUH 1LU LUH 1 PH 1
H 1 C H H 1 1H 1 H 1LU LUH 1 H 1 E UHAWAVAUATSHx fE0 fE0NfE0fE0fE0fEPfEp fE
fEfEfEfEfE fE fE
fE fE B 5 fE tK10 f D TE9t,HHuH 1 f. fE5 t:HEHM HH
9t H9% H9u fE tP= t>U9- U9+ U9) H 1 ; 1fU D 5 t&t)t$H 1 @ P HEL}H]LeLmLu111MI HEH\$Ld$Ll$L4$; Et'Et!E;5 ff;E LE111M H\$Ld$Ll$L4$& Et'Et!E;5 ff;E LE111M H\$Ld$Ll$L4$y LE11M H\$Ld$Ll$L4$G uȁ t ;5 EU9% LE111M H\$Ld$Ll$L4$7 tEfE̋ M΅M ULEM H\$Ld$Ll$L4$ LE11M H\$Ld$Ll$L4$[ M΅ LE1M H\$Ld$Ll$L4$O LE11M H\$Ld$Ll$L4$ LE11M H\$Ld$Ll$L4$ ? Hx[A\A]A^A_] 0 fM ME fM΅0 fM @ HEL}H]LeLmLuHE H 1 hHH tE1 G H 1U UH 1 D
H 5 1 H 1U UEH tE1 H 1 kH 1 QEH tE1 .f D UHSH8 uTHE1LMLEI HD$HE11HD$HEHD$HEH$W uH8[]É1H 뚉H 1 ffffff. UHAUATSH H | I } A ELH D fIS H ~ H f HH f ft> u 1H[A\A]]H 1 ,H 1 1H H 1 H 1 ' UHSH _ uU۾ ¾ ߁ v r uH[]H 1 H 1 UHAVAUATSH fE Hu
EH A A _f D D!fU 1f{ EuufC ;tL Eft$H(AH tEfAuʃfu܅t`H 1 P Mc1ɺ K H<
Eމʃ H [A\A]A^]sH 1
ʃ.DH 1
ʃDH 1 MDH 1 Eދ
H1H KH 1 uH
7f D UHu ]H1H f UHSHH u~ C uV5 u
t u H[]Ð u܋ tЉH 1 H 1 H1H lf UHu1]H1H UHSHH8 # H} = Ef Mf Uf uf DEEudfC Eދ}C fK fS"fs$C< {fC C@ C8UC C 1H8[]f D }ȅt}DEC fC fK fS"{fs$fDC C< C@ C8Utf9uC C H 1 H1H H 1 1WH 1 ?fff. UHSHH uis E1H H Ht1 u(H[]f D s H 1 ωH 1 H1H f. UHSHH uJs H DKEu u0H1[]{ 1 C H1H 1H 1 UHSHH C C f+ S f Hcf f s CtwC"f Hcf C$f=tJw8f=tBH 1 H 1 _ f f=t
f=u @ D[C0 C( C4 C, EtC( DSE {"E111fCH fCJ CL fCP I CT CX H fC\ C` fCd fCf% Ch fCl {"1 { E111I H 1C P H{ H H H? 1H[] C, H 1 [H 1 HH 1 3s H 1 s"H 1 H 1 H 1 H1H H 1 1+H 1 H 1 1 { 1 C H 1 H 1 s SH 1 Xfffff. UHSHH ulu uKH1[]f D H{ Cu1 f { 1 C 1H 1 H1H UHH H]LeIH_ u0H u
L1 u LeH]H1H 뽉H 1 f D UHSH_ H u$H Ӄ u H[]H1H ɉH 1 fff. U HATISHS Hߺ @ @ 1Ht
Ht f Ht AD$8H700.dsp Hmwbio701HAD$< HCAD$@HCEd$DHmwaveos0HC( HC0 HC8 HC@ HCH HCP LcHCX
fC" HC`HShHKpCx.dspC| uP[A\1] H{ @ D f H@f HH 1 H1H UHH@ H]LeHLmLuAL}AIMDW 3t At?AtnA@tM D 1 uiLeH]LmLuL} D ALDL t ALDL @ ALDL ƉH 1 M1AHщHH DU DU+f UHH@ H]LeHLmLuAL}AIMDW ;tA@t/AtF1 uOLeH]LmLuL} ALDL t ALDL މH 1 M1AHщHH DU DUS UHH0 LeLmAH]LuAL}uL1߉AupA E DSDSDDu9H]LeLmLuL}H 1
H 1 H 1A E 1 pAH 1
P UH ]Ð U HATISuFH SHDfLSHfSfH u [A\]HH 1 H 1 UHH LeLmIH]AuHH SHDfLSHfSDfH H]LeLmH H1 D UHAWAVAUIATSHHH Dg s + KtrK s(MK@uALM MKf f @"ufMDΈM1ɃMf. Ks$EDs D{XALM AA A?A KA D,JK<S>AA ͋K@A SDA KTUSHfMK\USLUSPfMUS`fUSZE?A ר4 EfEH DHEEff fD}EI݉ ueLDEED}ff H A־ D DAվ DU
D}U DlU D[U DJC Ẽ E] AT$fHuH U D A D U D U D D 1HH[A\A]A^A_]f UD U Dn*f ` @
ufMDΈM1ɃM; eM eM@Ӿ H 1 11DDH E fEH 1 H 1 w1H HU HU H 1 1H 1 H 1 AsH 1HU HUf. UHH0 H]LeLmDouo H E ]IDEfS ]DEfH L S u 1H]LeLmH 1 H 1 f. UHH0 LeH]ILmLu_ H SIf A DfH L u~ S AT$` u'1H]LeLmLuH 1 CH 1 ɉH 1U UgH 1U U#ff. UHAUATSH _ A ۾ D߃ S D⾀ ߃ S 1Ҿ S H SIfAA uMDfH L u H1[A\A]]H 1 FH 1 AH 1U Uf UHAWAVIAUIATASH H SHDfLSHfH EtuADk uyEAD$tPAH DHfH A DL ItH[A\A]A^A_] uF1H[A\A]A^A_]ADH oIH 1H H 1 1 UHAWAVIAUIATASH H SHDfLSHfH EtuADk uyREAD$tPAH DHfH A DL ItH[A\A]A^A_] uF1H[A\A]A^A_]ADH oIH 1H H 1 1 U HAVIAUIATAS H SHDfLSHfH EtoL ugAIAՃL IAAuIH HDfH u,Eu uM1[A\A]A^][A\A]A^]ADH 1 IH 1H H 1 1fff. UHAWIAVDAUAATISH IH I @ AVHDfIAVDfH E AV
AAMDuȉU2 IL$D IuT u|EAEtTAH UHfUAfH A DL tH[A\A]A^A_] uKH1[A\A]A^A_]AADH hIH 1HD H 1 1f. UHAWAVIAUDATASHH 2 IH I @ AUHDfIAUDfH E H I HC Eu
AHfUA, @ H AuyHC HAfUu`H DHDfEDfH u2Eu uX1H[A\A]A^A_] D MADH 1 IH 1HD H 1 1fffff. UHH0 LmLuIH]LeDL}u|EeH DIfÃfADffA unDfDfH L u11H]LeLmLuL}HH D1 kA6H 1 H 1 As UHH eH%( HE1 t1w
u% t tH 1 cw @HਸuH 1 <Lpb 1LLDž HxDž( HUeH3%( t U HATStH 1 H 1H1E1f AIcH H Hk(Aǃ ǃ fǃ H H(AuH tH 1 tH 1 . H tH 1 tH 1 H tH 1 tH 1 H tH 1 tH 1 cH yH 1 95 = f 1fy$H H 1 [A\] mwave_uart_io mwave_uart_irq mwave_3780i_io mwave_3780i_irq mwave_debug mwavedd::mwave_ioctl, entry file %p cmd %x arg %x
mwavedd::mwave_ioctl, IOCTL_MW_RESET calling tp3780I_ResetDSP
mwavedd::mwave_ioctl, IOCTL_MW_RESET retval %x from tp3780I_ResetDSP
mwavedd::mwave_ioctl, IOCTL_MW_RUN calling tp3780I_StartDSP
mwavedd::mwave_ioctl, IOCTL_MW_RUN retval %x from tp3780I_StartDSP
mwavedd::mwave_ioctl, IOCTL_MW_DSP_ABILITIES calling tp3780I_QueryAbilities
mwavedd::mwave_ioctl, IOCTL_MW_DSP_ABILITIES retval %x from tp3780I_QueryAbilities
mwavedd::mwave_ioctl, IOCTL_MW_DSP_ABILITIES exit retval %x
mwavedd::mwave_ioctl IOCTL_MW_READ_DATA, size %lx, ioarg %lx pusBuffer %p
mwavedd::mwave_ioctl IOCTL_MW_READ_INST, size %lx, ioarg %lx pusBuffer %p
mwavedd::mwave_ioctl IOCTL_MW_WRITE_DATA, size %lx, ioarg %lx pusBuffer %p
mwavedd::mwave_ioctl IOCTL_MW_WRITE_INST, size %lx, ioarg %lx pusBuffer %p
3mwave: mwavedd::mwave_ioctl: IOCTL_MW_REGISTER_IPC: Error: Invalid ipcnum %x
mwavedd::mwave_ioctl IOCTL_MW_REGISTER_IPC ipcnum %x entry usIntCount %x
mwavedd::mwave_ioctl IOCTL_MW_REGISTER_IPC ipcnum %x exit
3mwave: mwavedd::mwave_ioctl: IOCTL_MW_GET_IPC: Error: Invalid ipcnum %x
mwavedd::mwave_ioctl IOCTL_MW_GET_IPC ipcnum %x, usIntCount %x
mwavedd::mwave_ioctl, thread for ipc %x going to sleep
mwavedd::mwave_ioctl IOCTL_MW_GET_IPC ipcnum %x handling first int
mwavedd::mwave_ioctl IOCTL_MW_GET_IPC ipcnum %x woke up and returning to application
mwavedd::mwave_ioctl IOCTL_MW_GET_IPC, returning thread for ipc %x processing
mwavedd::mwave_ioctl IOCTL_MW_UNREGISTER_IPC ipcnum %x
3mwave: mwavedd::mwave_ioctl: IOCTL_MW_UNREGISTER_IPC: Error: Invalid ipcnum %x
mwavedd::mwave_ioctl, exit retval %x
3mwave: mwavedd::register_serial_portandirq: Error: Illegal port %x
3mwave: mwavedd::register_serial_portandirq: Error: Illegal irq %x
mwavedd::mwave_close, entry inode %p file %p
mwavedd::mwave_close, exit retval %x
mwavedd::mwave_open, entry inode %p file %p
mwavedd::mwave_open, exit return retval %x
mwavedd::mwave_write entry file %p, buf %p, count %zx ppos %p
mwavedd::mwave_read entry file %p, buf %p, count %zx ppos %p
&pDrvData->IPCs[i].ipc_wait_queue mwavedd::mwave_init, return from tp3780I_InitializeBoardData retval %x
3mwave: mwavedd::mwave_init: Error: Failed to initialize board data
mwavedd::mwave_init, return from tp3780I_CalcResources retval %x
3mwave: mwavedd:mwave_init: Error: Failed to calculate resources
mwavedd::mwave_init, return from tp3780I_ClaimResources retval %x
3mwave: mwavedd:mwave_init: Error: Failed to claim resources
mwavedd::mwave_init, return from tp3780I_EnableDSP retval %x
3mwave: mwavedd:mwave_init: Error: Failed to enable DSP
3mwave: mwavedd:mwave_init: Error: Failed to register misc device
3mwave: mwavedd:mwave_init: Error: Failed to register serial driver
3mwave: mwavedd::mwave_init: Error: Failed to initialize
inBX %x inCX %x inDI %x inSI %x
myoutAX %x myoutBX %x myoutCX %x myoutDX %x myoutDI %x myoutSI %x usSmapiOK %x
smapi::smapi_request exit retval %x
smapi::smapi_query_DSP_cfg entry
3mwave: smapi::smapi_query_DSP_cfg: Error: Could not get DSP Settings. Aborting.
smapi::smapi_query_DSP_cfg, smapi_request OK
smapi::smapi_query_DSP_cfg get DSP Settings bDSPPresent %x bDSPEnabled %x usDspIRQ %x usDspDMA %x usDspBaseIO %x
3mwave: smapi::smapi_query_DSP_cfg: Worry: DSP base I/O address is 0
3mwave: smapi::smapi_query_DSP_cfg: Worry: DSP IRQ line is 0
smapi::smapi_query_DSP_cfg: Error: Could not get DSP modem settings. Aborting.
smapi::smapi_query_DSP_cfg get DSP modem settings bModemEnabled %x usUartIRQ %x usUartBaseIO %x
3mwave: smapi::smapi_query_DSP_cfg: Worry: UART base I/O address is 0
3mwave: smapi::smapi_query_DSP_cfg: Worry: UART IRQ line is 0
smapi::smapi_query_DSP_cfg exit bRC %x
smapi::smapi_set_DSP_cfg entry mwave_3780i_irq %x mwave_3780i_io %x mwave_uart_irq %x mwave_uart_io %x
3mwave: smapi::smapi_set_DSP_cfg: Error: Invalid mwave_uart_io address %x. Aborting.
3mwave: smapi::smapi_set_DSP_cfg: Serial port A irq %x conflicts with mwave_uart_irq %x
3mwave: smapi::smapi_set_DSP_cfg: Serial port A base I/O address %x conflicts with mwave uart I/O %x
3mwave: smapi::smapi_set_DSP_cfg: Serial port B irq %x conflicts with mwave_uart_irq %x
3mwave: smapi::smapi_set_DSP_cfg: Serial port B base I/O address %x conflicts with mwave uart I/O %x
3mwave: smapi::smapi_set_DSP_cfg: IR port irq %x conflicts with mwave_uart_irq %x
3mwave: smapi::smapi_set_DSP_cfg: IR port base I/O address %x conflicts with mwave uart I/O %x
smapi::smapi_set_DSP_cfg exit
3mwave: smapi::smapi_set_DSP_cfg exit on smapi_request error bRC %x
3mwave: smapi::smapi_set_DSP_cfg: Error: Invalid mwave_3780i_io address %x. Aborting.
3mwave: smapi::smapi_set_DSP_cfg: Error: Invalid mwave_3780i_irq %x. Aborting.
3mwave: smapi::smapi_set_DSP_cfg: Error: Invalid mwave_uart_irq %x. Aborting.
smapi::smapi_set_DSP_power_state entry bOn %x
smapi::smapi_set_DSP_power_state exit bRC %x
smapi::smapi_init usSmapiID %x
smapi::smapi_init, ERROR unable to read from SMAPI port
smapi::smapi_init, exit TRUE g_usSmapiPort %x
smapi::smapi_init, ERROR invalid usSmapiID
tp3780i::DspInterrupt entry irq %x dev_id %p
tp3780i::DspInterrupt, return from dsp3780i_GetIPCSource, usIPCSource %x
tp3780i::DspInterrupt usPCNum %x usIPCSource %x
tp3780i::DspInterrupt usIntCount %x
tp3780i::DspInterrupt, waking up usPCNum %x
tp3780i::DspInterrupt, no one waiting for IPC %x
tp3780i::DspInterrupt, return false from dsp3780i_GetIPCSource
tp3780i::UartInterrupt entry irq %x dev_id %p
tp3780i::tp3780I_InitializeBoardData entry pBDData %p
3mwave: tp3780i::tp3780I_InitializeBoardData: Error: SMAPI is not available on this machine
tp3780i::tp3780I_InitializeBoardData exit retval %x
tp3780i::tp3780I_Cleanup entry and exit pBDData %p
tp3780i::tp3780I_CalcResources entry pBDData %p
3mwave: tp3780i::tp3780I_CalcResources: Error: Could not query DSP config. Aborting.
3mwave: tp3780i::tp3780I_CalcResources: Error: Illegal resource setting. Aborting.
tp3780i::tp3780I_CalcResources exit
tp3780i::tp3780I_ClaimResources entry pBDData %p
tp3780i::tp3780I_ClaimResources exit retval %x
3mwave: tp3780i::tp3780I_ClaimResources: Error: Could not claim I/O region starting at %x
tp3780i::tp3780I_ReleaseResources entry pBDData %p
tp3780i::tp3780I_ReleaseResources exit retval %x
tp3780i::tp3780I_EnableDSP entry pBDData %p
3mwave: tp3780i::tp3780I_EnableDSP: Error: DSP already enabled!
3mwave: tp3780::tp3780I_EnableDSP: Error: pSettings->bDSPEnabled not set
3mwave: tp3780i::tp3780I_EnableDSP: Error: invalid irq %x
3mwave: tp3780i::tp3780I_EnableDSP: Error: Invalid DSP base I/O address %x
3mwave: tp3780i::tp3780I_EnableDSP: Error: Invalid UART IRQ %x
tp3780i::tp3780I_EnableDSP: Error: Invalid UART base I/O address %x
3mwave: tp3780i::tp3780I_EnableDSP: Error: Could not get UART IRQ %x
tp3780i::tp3780I_EnableDSP: Error: Could not get 3780i IRQ %x
tp3780i::tp3780I_EnableDSP, got interrupt %x bShareDspIrq %x
3mwave: tp3780i::tp3780I_EnableDSP: Error: smapi_set_DSP_power_state(TRUE) failed
tp3780i::tp3780I_EnableDSP: Cleaning up
tp3780i::tp3780I_EnableDSP: Error: dsp7880I_EnableDSP() failed
tp3780i::tp3780I_EnableDSP exit
tp3780i::tp3780I_DisableDSP entry pBDData %p
tp3780i::tp3780I_DisableDSP exit retval %x
tp3780i::tp3780I_ResetDSP entry pBDData %p
tp3780i::tp3780I_ResetDSP exit retval %x
tp3780i::tp3780I_StartDSP entry pBDData %p
tp3780i::tp3780I_StartDSP exit retval %x
tp3780i::tp3780I_QueryAbilities entry pBDData %p
tp3780i::tp3780I_QueryAbilities exit retval=SUCCESSFUL
tp3780i::tp3780I_ReadWriteDspDStore entry pBDData %p, uOpcode %x, pvBuffer %p, uCount %x, ulDSPAddr %lx
tp3780i::tp3780I_ReadWriteDspDStore exit retval %x
tp3780i::tp3780I_ReadWriteDspIStore entry pBDData %p, uOpcode %x, pvBuffer %p, uCount %x, ulDSPAddr %lx
tp3780i::tp3780I_ReadWriteDspIStore exit retval %x
3780i::dsp3780i_WriteGenCfg entry usDspBaseIO %x uIndex %x ucValue %x
3780i::dsp3780i_WriteGenCfg rSlaveControl %x
3780i::dsp3780i_WriteGenCfg entry rSlaveControl+ConfigMode %x
3780i::dsp3780i_WriteGenCfg exit
3780i::dsp3780I_ReadMsaCfg entry usDspBaseIO %x ulMsaAddr %lx
3780i::dsp3780I_ReadMsaCfg exit val %x
3780i::dsp3780i_WriteMsaCfg entry usDspBaseIO %x ulMsaAddr %lx usValue %x
3780i::dsp3780I_EnableDSP entry pSettings->bDSPEnabled %x
33780i::dsp3780I_EnableDSP: Error: DSP not enabled. Aborting.
3780i::dsp3780i_EnableDSP entry pSettings->bModemEnabled %x
3780i::dsp3780i_EnableDSP usDspBaseIO %x index %x taddr %x
3780i::dsp3780i_EnableDSP rSlaveContrl %x
3780i::dsp3780i_EnableDSP rSlaveControl 2 %x
3780i::dsp3780i_EnableDSP rSlaveControl 3 %x
3780i::dsp3780i_EnableDSP DSP_HBridgeControl %x rHBridgeControl %x
3780i::dsp3780I_EnableDSP exiting bRC=TRUE, ChipID %x
3780i::dsp3780i_DisableDSP entry
3780i::dsp3780i_DisableDSP exit
3780i::dsp3780i_Reset rHBridgeControl %x
3780i::dsp3780i_Reset rBootDomain %x
3780i::dsp3780i_Reset exit bRC=0
3780i::dsp3780i_Run rHBridgeControl %x
3780i::dsp3780i_Run exit bRC=TRUE
3780i::dsp3780I_ReadDStore entry usDspBaseIO %x, pusBuffer %p, uCount %x, ulDSPAddr %lx
3780I::dsp3780I_ReadDStore uCount %x val %x
3780I::dsp3780I_ReadDStore exit bRC=TRUE
3780i::dsp3780I_ReadAndDStore entry usDspBaseIO %x, pusBuffer %p, uCount %x, ulDSPAddr %lx
3780I::dsp3780I_ReadAndCleanDStore uCount %x val %x
3780I::dsp3780I_ReadAndClearDStore exit bRC=TRUE
3780i::dsp3780D_WriteDStore entry usDspBaseIO %x, pusBuffer %p, uCount %x, ulDSPAddr %lx
3780I::dsp3780I_WriteDStore uCount %x val %x
3780I::dsp3780D_WriteDStore exit bRC=TRUE
3780i::dsp3780I_ReadIStore entry usDspBaseIO %x, pusBuffer %p, uCount %x, ulDSPAddr %lx
3780I::dsp3780I_ReadIStore uCount %x val_lo %x val_hi %x
3780I::dsp3780I_ReadIStore exit bRC=TRUE
3780i::dsp3780I_WriteIStore entry usDspBaseIO %x, pusBuffer %p, uCount %x, ulDSPAddr %lx
3780I::dsp3780I_WriteIStore uCount %x val_lo %x val_hi %x
3780I::dsp3780I_WriteIStore exit bRC=TRUE
3780i::dsp3780I_GetIPCSource entry usDspBaseIO %x pusIPCSource %p
3780i::dsp3780I_GetIPCSource, usIPCSource %x ~ %x
3780i::dsp3780I_GetIPCSource exit usIPCSource %x
mwavedd::mwave_exit entry
mwavedd::mwave_exit exit
mwavedd::mwave_init entry
mwave smapi::smapi_init entry
tp3780i::EnableSRAM, entry
tp3780i::EnableSRAM exit
tp3780i::DspInterrupt exit
mwave_3780i mwave_uart 3780i::dsp3780i_Reset entry
3780i::dsp3780i_Run entry
parmtype=mwave_uart_io:int parmtype=mwave_uart_irq:int parmtype=mwave_3780i_io:int parmtype=mwave_3780i_irq:int parmtype=mwave_debug:int license=GPL author=Mike Sullivan and Paul Schroeder description=3780i Advanced Communications Processor (Mwave) driver srcversion=5767D8CB42B8910F891A092 depends= intree=Y vermagic=3.11.0-15-generic SMP mod_unload modversions -#w module_layout __request_region ,i param_ops_int serial8250_register_8250_port [ܵ remove_wait_queue __const_udelay _ ܉ mutex_unlock =2 __init_waitqueue_head ]O _copy_to_user default_wake_function ; misc_register Yu ioport_resource j default_llseek J _raw_spin_unlock_irqrestore xf current_task I' printk d rtc_cmos_read
nǡ _cond_resched : mutex_lock r request_threaded_irq
8 rtc_lock __stack_chk_fail Q schedule m __fentry__ 4a| __release_region ' _raw_spin_lock_irqsave A! __wake_up serial8250_unregister_port Ԫ`X add_wait_queue HZ __put_user_2 __get_user_2 @kO _copy_from_user @ misc_deregister ث
free_irq mwave GCC: (Ubuntu/Linaro 4.6.3-1ubuntu5) 4.6.3 GCC: (Ubuntu/Linaro 4.6.3-1ubuntu5) 4.6.3 GCC: (Ubuntu/Linaro 4.6.3-1ubuntu5) 4.6.3 GCC: (Ubuntu/Linaro 4.6.3-1ubuntu5) 4.6.3 GCC: (Ubuntu/Linaro 4.6.3-1ubuntu5) 4.6.3 mwave.ko ! .symtab .strtab .shstrtab .note.gnu.build-id .rela.text .rela.text.unlikely .rela.init.text .rela.rodata .rodata.str1.8 .rodata.str1.1 .modinfo .rela__param .rela__mcount_loc __versions .rela.data .rela.gnu.linkonce.this_module .bss .comment .note.GNU-stack .gnu_debuglink @ $ 3 p 9 . ؕ hF > 9 9 @ R _: M X b < 8 ] @ j 2 = ) y 2 g h l j h
j H P l t ( ` u ` 0 w L 0 w x x x x ? ?
` ( 4 E @ E K ` 7 W 7 b m H | D
4 7 T
@ k S
` 0 p
@ $ 9 ( M C f ` q
D . P' P(
H # . # ? L , ` 5 7
v 6 ` " z p( ) 0 5 D _ @% z ) "
8 1 8 @ I @ ) ] @ i ) y < 4 @1 9 ' 7 E [ i @# d 00 0 p 2 9 + F 6 H 0. \ ) o # 3 4 5 v @ p . 5 $ `& mwave_ioctl mwave_mutex register_serial_portandirq mwave_close mwave_open mwave_write mwave_read mwave_exit mwave_misc_dev mwave_init __key.25747 __UNIQUE_ID_mwave_uart_iotype7 __param_mwave_uart_io __param_str_mwave_uart_io __UNIQUE_ID_mwave_uart_irqtype6 __param_mwave_uart_irq __param_str_mwave_uart_irq __UNIQUE_ID_mwave_3780i_iotype5 __param_mwave_3780i_io __param_str_mwave_3780i_io __UNIQUE_ID_mwave_3780i_irqtype4 __param_mwave_3780i_irq __param_str_mwave_3780i_irq __UNIQUE_ID_mwave_debugtype3 __param_mwave_debug __param_str_mwave_debug __UNIQUE_ID_license2 __UNIQUE_ID_author1 __UNIQUE_ID_description0 mwave_fops smapi_request g_usSmapiPort EnableSRAM DspInterrupt UartInterrupt s_ausThinkpadIrqToField s_ausThinkpadDmaToField dsp3780I_WriteGenCfg PaceMsaAccess.isra.1 dsp_lock __UNIQUE_ID_srcversion2 __module_depends ____versions __UNIQUE_ID_intree1 __UNIQUE_ID_vermagic0 free_irq dsp3780I_WriteIStore misc_deregister _copy_from_user __this_module tp3780I_ResetDSP __get_user_2 __put_user_2 tp3780I_ReleaseResources dsp3780I_ReadMsaCfg cleanup_module mwave_s_mdd add_wait_queue serial8250_unregister_port tp3780I_ReadWriteDspDStore dsp3780I_WriteMsaCfg __wake_up _raw_spin_lock_irqsave __release_region __fentry__ tp3780I_CalcResources init_module tp3780I_DisableDSP schedule __stack_chk_fail dsp3780I_GetIPCSource mwave_3780i_io rtc_lock smapi_query_DSP_cfg mwave_debug tp3780I_Cleanup request_threaded_irq mwave_3780i_irq mutex_lock mwave_uart_irq _cond_resched rtc_cmos_read printk current_task _raw_spin_unlock_irqrestore dsp3780I_ReadDStore default_llseek ioport_resource misc_register default_wake_function _copy_to_user __init_waitqueue_head tp3780I_StartDSP tp3780I_InitializeBoardData dsp3780I_Run mutex_unlock mwave_uart_io __const_udelay smapi_set_DSP_power_state smapi_set_DSP_cfg dsp3780I_ReadAndClearDStore smapi_init remove_wait_queue dsp3780I_DisableDSP dsp3780I_EnableDSP tp3780I_QueryAbilities dsp3780I_WriteDStore serial8250_register_8250_port param_ops_int dsp3780I_ReadIStore tp3780I_ClaimResources tp3780I_EnableDSP __request_region dsp3780I_Reset tp3780I_ReadWriteDspIStore R ! \ \ ` ` J ` q \ d V \ d ` i ` w J | { ` q \ \ \ ` ` J n ` q \ d 2 \ @ ` E ` L J Q D X ` _ q e \ u x | d \ ` ` J J J J O B & \ ; ` @ ` ] J b i ` s q B \ ` ` J M ` q \ ` % ` 0 ` 8 J K q Q \ B \ ` ` B \ ` ` G l e e k \ k J J K e \ 1 J : x U e ^ \ } d V \ ` d W d d J d @ ' d : 8 A d M H T d m r d d d J d p d 0 d " ' d 6 = d L S d b i d x P d d d R \ P d \ d R \ 1 6 d < \ H O d a R g \ d R \ H d R \ J
L
J
J
J *
J 4
\ C
J H
] S
J X
G c
J h
U s
x
A
d
d
R
\ 2 @ \ d \ d 5 d A R [ \ \ N
\
\
\ P [ d p p
{ d
d
d d \ H d d
d 8 d + 6 d F p M d Y H ` d q R \ Y 1 8 d V _ r d a d a a a Y _ a r s a \ _ a 0 d d d & - d > r D a K ` Q Y W _ ^ d j p t d d d d H d R \ [ \ t y d d R \ Z P c c Z f \ Z P - c < @ A c K Z U @ Z f a @ l \ V d d X d d 8 d R \ H * N ; N L N R \ c o j d s z d R \ J X \ J @ J $ ` g d J O \ \ d \ x d \ " d 1 8 d B \ U Z d f @ m d s \ ( d \ R \ d R \ w _ Y u \ 2 a < r K H R d [ b d p u d R \ d R \ [ f \ H d d
d & d A R S \ d p i u \ 0 d d d R \ i Q \ 7 ? L Q d \ c d q R \ ! D K d R Y d ^ 3 ? E L Q ^ _ \ t t ~ t z \ d d ! X ! d #! 0 *! d :! A! d M! x T! d `! 0 g! d x! }! d ! x ! d ! 8 ! d ! ! d ! t ! ? ! ! d ! ! d " p " d !" R 3" \ B" \ ]" y k" t " ? " " d " " d " R " \ " # \ # "# d -# 0 4# d A# R T# \ _# p o# \ # ` # d # # d # R # \ F$ \ % % d *% /% d A% R O% \ % \ % g % | & v !& (& d A& 0 J& d a& R o& \ & \ & @ ' ' H ' d 9' B' d Q' R _' \ ' ' d ' \ ' 8! ' d ( ( d ( \ /( 6( d <( \ Q( R Z( b d( s i( b q( R x( \ ( H ( P ( H ( f ( \ ( `! ( d ( ! ( d ) R ) \ .) H 3) P Y) H ^) f y) ! ) d ) R ) \ ) \ + H #+ P 8+ \ ^+ s + \ , \ ?, H D, f U, N f, N w, N , N , H , \ 7- # >- d T- " Y- d c- \ x- # - d - X" - d - " - d - # - d - x# - d - H# - d . " . d . \ 1. R ?. \ _. H h. P . s . H . f . s . \ . ($ . d . P$ . d . R . \ $/ H ,/ P :/ \ S/ H [/ f a/ \ x/ N / N / s / N / \ / / d / $ / d / $ / d 0 x$ 0 d 10 R D0 \ j0 N t0 s 0 N 0 s 0 N 0 s 0 H 0 P 0 \ 0 H 0 f 0 \ 0 1 d 1 % 1 d $1 $ .1 d A1 R d1 \ r1 H w1 P 1 H 1 f 1 \ 1 H 1 P 1 H 1 f 1 F 2 \ <2 % A2 d P2 H% ^2 d j2 % q2 d 2 R 2 \ 2 H 2 P 2 H 2 f 2 \ 3 H 3 P "3 H *3 f 53 F Z3 \ |3 h& 3 d 3 & 3 d 3 & 3 d 3 R 3 \ 3 H 3 P 4 H 4 f !4 E D4 E Z4 H _4 P p4 H u4 f {4 \ 4 \ 4 8' 4 d 4 & 4 d 4 h' 4 d 5 R %5 \ 75 H C5 P c5 H h5 f 5 F 5 \ 5 H 5 P 5 H 5 f 5 F 6 \ 86 ' =6 d L6 ' [6 d g6 8( n6 d 6 R 6 \ 6 H 6 P 6 H 6 f 6 E 7 E <7 E L7 E c7 H h7 P 7 H 7 f 7 \ 7 \ 7 ( 7 d 7 h( 7 d 8 )
8 d !8 R /8 \ X8 H ]8 P 8 \ 8 H 8 f 8 \ 8 8) 8 d 8 ) 8 d 9 )
9 d R J Q d q x d } W \ 5 d ! J 9 J G D N [ J | e J p J x y J ~ m J o \ d d J J S \ @ d d J \ . 5 d @
G d S J Y J b h \ v X
} d
d J j
d J J J J d h d ` C h h p x ` ~ r ( ~ 8 a @ H ~ X Y ` 0 h ~ x _ @ ~ \ ` ( 0 8
@ @ H p P X ` h p x @ p " " @# # @% `& P' P( p( ) ) 0. . 00 @1 2 ( 3 0 5 8 6 @ 8 P ` h h p h P T P I Magrathea: Glacier signing key
[::cA0 n@KBĈT\E\N@b4H7ۙ:˕Iioj F*)D좄[]O
a* ]_tDt]3JئӇz PPjU gV$X&EϹpUXtrVpan ksղy>9n85"ĚVks6l&*
<t76gS6zeQEa,ɋ*d!t"r+ m A `b4=Ğbf4u +k*-QFqJw
OlSC]lH
y B
nY@] #j:gL[/vX=PסmV6 uٝ\; VІ /7[k ,ؑu' {Vbp* `̬ .@p~ ~Module signature appended~